



Mask Change for all Spartan-6 FPGA Devices, Speed File Change for -3N Devices

XCN11012 (v1.0) April 18, 2011

Product Change Notice – For Information Only

Overview

The purpose of this notification is to communicate a mask change for all production Spartan®-6 FPGA devices and a speed file change for all Spartan-6 –3N speed devices.

Description

This description includes the following changes to be implemented:

Mask change

Production Spartan-6 FPGA devices will begin transitioning to a new mask revision. The new mask revision changes the IODELAY2 errata noted in [EN148](#). The mask changes are limited to the IODELAY2 circuit within each I/O. This is considered a minor change and is drop-in compatible. There is no change to functionality relative to the software and documentation, other than the change to the IODELAY2 errata in [EN148](#). The new silicon is bitstream compatible to the current silicon. The new mask revision is indicated by a change in the topmark circuit revision code and by a change in the JTAG IDCODE revision.

New speed file

A new speed file has been generated to make some small incremental delay changes in the IODELAY2 for -3N speed grades. Designs using IDELAY or ODELAY in fixed mode should be re-timed, otherwise no action is required. All other parameters remain unchanged. The new speed file is backward compatible and optional to the previous mask revision and therefore can be used for all Spartan-6 FPGA devices. The new speed file is available with ISE® Design Suite - 13.1 Product Update - April, 2011.

Products Affected

The mask change affects all production speed, package, and temperature variations of the XC commercial (C) and industrial (I) grade devices. The speed file change affects the -3N speed grades where offered. Affected part numbers are included in [Table 1](#):

Table 1: Product Changes for Affected Products¹

Xilinx Product	Circuit Revision Code		JTAG IDCODE Revision		Speed File Change ²
	Previous	New	Previous	New	
XC6SLX4	A	B	0	2	N/A
XC6SLX9	A	B	0	2	-3N ³
XC6SLX16	C	D	2/3	4	-3N
XC6SLX25	A	B	0	2	-3N
XC6SLX25T	A	B	0	2	-3N
XC6SLX45	C	D	2/3	4	-3N
XC6SLX45T	C	D	3	4	-3N
XC6SLX75	A	B	0	2	-3N
XC6SLX75T	A	B	0	2	-3N
XC6SLX100	A	B	0	2	--3N
XC6SLX100T	A	B	0	2	-3N
XC6SLX150	B	C	3	4	-3N
XC6SLX150T	B	C	3	4	-3N

¹ XA Automotive, XQ, Q grade, and XC Lower Power -1L devices are not affected by this Product Change Notice and will be released with the new mask revision.

² Xilinx recommends using a minimum of ISE 13.1 Product Update – April, 2011 for -3N.

³ The ordering code for -3N speed devices is -N3, e.g. XC6SLX45-N3FGG484C.

Cross Shipping Information

Once Xilinx begins shipping new circuit revision code devices, customers may receive devices of either circuit revision code until inventory of previous circuit revision code devices is depleted.

Traceability

Affected devices are identified by the design circuit revision code as shown in the following package topmark.




Figure 1: Package Topmark

Recommendations

Customers with -3N speed grade designs using IDELAY or ODELAY in fixed mode should re-time their design with ISE Design Suite – 13.1 Product Update – April, 2011.

Response

No response is required. For additional information or questions, please contact [Xilinx Technical Support](#).

Important Notice: Xilinx Customer Notifications (XCNs, XDNs, and Quality Alerts) can be delivered via e-mail alerts sent by the Support website (<http://www.xilinx.com/support>). Register today and personalize your “Documentation and Design Advisory Alerts” area to include Customer Notifications. Xilinx Support provides many benefits, including the ability to receive alerts for new and updated information about specific products, as well as alerts for other publications such as data sheets, errata, application notes, etc. For information on how to sign up, refer to [Xilinx Answer Record 18683](#).

Additional Documentation

Spartan-6 FPGA Documentation:

<http://www.xilinx.com/support/documentation/spartan-6.htm>

Xilinx Answer Record Database:

<http://www.xilinx.com/support/answers>

Revision History

The following table shows the revision history for this document:

Date	Version	Description of Revisions
04/18/11	1.0	Initial release.

Notice of Disclaimer

The information disclosed to you hereunder (the "Materials") is provided solely for the selection and use of Xilinx products. To the maximum extent permitted by applicable law: (1) Materials are made available "AS IS" and with all faults, Xilinx hereby DISCLAIMS ALL WARRANTIES AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and (2) Xilinx shall not be liable (whether in contract or tort, including negligence, or under any other theory of liability) for any loss or damage of any kind or nature related to, arising under, or in connection with, the Materials (including your use of the Materials), including for any direct, indirect, special, incidental, or consequential loss or damage (including loss of data, profits, goodwill, or any type of loss or damage suffered as a result of any action brought by a third party) even if such damage or loss was reasonably foreseeable or Xilinx had been advised of the possibility of the same. Xilinx assumes no obligation to correct any errors contained in the Materials, or to advise you of any corrections or update. You may not reproduce, modify, distribute, or publicly display the Materials without prior written consent. Certain products are subject to the terms and conditions of the Limited Warranties which can be viewed at <http://www.xilinx.com/warranty.htm>; IP cores may be subject to warranty and support terms contained in a license issued to you by Xilinx. Xilinx products are not designed or intended to be fail-safe or for use in any application requiring fail-safe performance; you assume sole risk and liability for use of Xilinx products in Critical Applications: <http://www.xilinx.com/warranty.htm#critapps>.